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Abstract The design and optimization methodology for
CT RD modulators with hybrid Active–Passive (AP) loop-
filters is indicated in this work. From the discussion, by
appropriately scaling the passive filter gain and cooperating
with a single-bit quantizer, the hybrid AP loop filtering can
achieve an approximated noise-shaping function as a fully
active DR modulator with the same order. The ELD effect
in the hybrid AP CT DR modulator which influences the
poles and zeros locations of the Noise Transfer Function
(NTF) in the modulator is depicted. This paper also
investigates the feasibility of applying the ELD compen-
sation techniques that were used to be implemented in the
active integrator’s case to the hybrid AP CT DR modulator;
however, some of them cannot be practically applied since
the passive loop-filter cannot perform proportional feed-
back signal summation. After the discussion and analysis,
the technique similar to Vadipour et al. (In: Symposium on
VLSI circuits digest of technical papers, 2008) can be
easily implemented at circuit-level and after applying it,
there is one additional zero to compensate the peak in the
NTF. With the help of this technique, the maximum
quantizer delay tolerance can be a full clock period. The
mentioned ELD compensation technique was applied in a
2nd order CT DR modulator with an active-RC integrator
as the 1st stage and a passive RC filter as the 2nd stage,
which was verified by transistor-level simulations in 65 nm
CMOS. The circuit exhibits either 67.3 dB or 65.3 of
SNDR, under the effect of half clock period or one clock
period ELD, respectively; by contrast, without compensa-
tion, the system is unstable with both half or one clock
period ELD effect. The designed hybrid CT DR modulator
achieves 2 MHz signal bandwidth and consumes 2.54 mW
of power.
Keywords CT DR modulator  Hybrid active–passive
loop-filter  Excess-loop-delay for hybrid active–passive
loop-filter  Excess-loop-delay compensation techniques
for hybrid active–passive loop-filter
1 Introduction
Continuous-Time (CT) DR modulators have been exten-
sively used in wideband telecommunication systems thanks
to their merits in terms of low power consumption, small
silicon area, large signal bandwidth, and also inherent anti-
aliasing function. Three main elements: integrator, quan-
tizer and feedback DAC compose a CT DR modulator. The
integrator is the core component of the modulator and it
can be either active or passive. Active integrators can be
implemented with diversified circuit structures [1], being
the active RC the most commonly used, since it produces
higher linearity when compared with other structures,
though consuming larger power. Furthermore, power dis-
sipation is a crucial factor to have into consideration in
current state-of-art telecommunication systems [1]. Hence,
Rui P. Martins on leave from Instituto Superior Te´cnico/TU of
Lisbon, Portugal.
C.-Y. Cai (&)  Y. Jiang  S.-W. Sin  S.-P. U  R. P. Martins
State Key Laboratory of Analog and Mixed-Signal VLSI,







Chipidea Microelectronics (Macau) Limited, Macao, China
123
Analog Integr Circ Sig Process (2013) 76:35–46
DOI 10.1007/s10470-013-0069-z
the CT DR modulator with hybrid Active–Passive (AP)
integrators becomes an interesting circuit alternative.
Although the CT DR modulator with hybrid AP inte-
grators profits from low power consumption, it is still sen-
sitive to the effect of Excess Loop Delay (ELD). ELD is
normally caused by the nonzero switching time of the
transistors in the quantizer and the DAC [2, 3]. Due to ELD,
when Non-Return-to-Zero (NRZ) feedback is used, a part of
the feedback pulse will be shifted into the next clock cycle
which may lead to system instability [4–7]. In order to
reduce the serious effect of ELD in the CT DR modulator a
diversified range of compensation methods have been pro-
posed [1, 4–9], where in [10, 11] the amount of the delay is
larger than one clock period and it can also be compensated.
However, they are applied in full-active modulators due to
the lack of isolation in passive integrators [12, 13]. Even
though [14] focused on the ELD compensation for hybrid
AP filters as well, the technique cannot tolerate a delay
amount larger than half clock cycle. A passive ELD com-
pensation technique similar to [15] is then analyzed and
implemented for the hybrid AP CT DR modulator. The
corresponding simulation results show that the ELD effects
of half or one clock period can be compensated.
2 CT DR modulator with hybrid active–passive
loopfilters
To increase the rate of signal processing, CT loop-filters are
the most suitable candidates for the implementation of DR
loop-filtering. A general procedure of CT DR loop-filter
design starts from its Discrete-Time (DT) counterpart. A
2nd order DT DR modulator with a Cascade of Integrators
in Feedback (CIFB) loop structure is shown in Fig. 1(a). By
knowing the DT loop-filter coefficients, a1 and a2, and the
impulse response of the selected proper CT feedback DAC
pulse, the corresponding CT loop coefficients can be
obtained through Impulse-Invariant Transform (IIT).
2.1 Alternative circuit structures for the CT loop-filter
The block diagram of a CT DR modulator transformed
from the DT counterpart in Fig. 1(a) is shown in Fig. 1(b);
with k1 and k2 as the CT loop-filter coefficients. Different
from the DT DR modulator, loop-filters in the CT case do
not sample data; data sampling operation is in front of the
quantizer, and in most cases is embedded in the quantizer
itself. In Fig. 1(b), both CT integrators are active, where
the most commonly adopted circuit structure is the active-
RC integrator whose circuit implementation and input–
output transfer function are illustrated in Fig. 2(a). The
integrator is constituted by an operational amplifier (op-
amp), a feedback capacitor and an input resistor. Due to the
charge supply function of the op-amp, the integrator can
ideally realize perfect low pass filtering. The integrator
gain is controlled by the RC time-constant, and the





The presence of an op-amp implies a significant increase in
static power dissipation; and in practice op-amp’s power
consumption would be dominant in the whole DR
modulator.
Another alternative structure for the CT loop-filter
configuration is the passive RC filter, with circuit and
transfer function illustrated in Fig. 2(b). From the filter
transfer function, the filter gain is dependent of the RC
time-constant and satisfies (1); its pole location is deter-
mined by the RC time-constant as well. When compared
with the active integrator, the passive RC filter cannot
implement a pole at DC. The mathematical model of the
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Fig. 2 Mathematical models and circuit implementations of a active-
RC integrator and b passive RC filter
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shows that to approximate the pole location like in an
active RC integrator the filter gain must be minimized.
Hence, in order to acquire better low-pass characteristics,
input signal attenuation will be the tradeoff.
Another important drawback of the passive RC filter is
that its gain at DC is 1 while for the active integrator it’s
infinite; on the other hand, the DR modulator requires a
high loop gain to suppress In-Band-Noise (IBN), then, it
will be difficult for the passive loop filter to achieve a loop
function similar to that of the active integrator. In fact, this
issue can be minimized by the optimization method pre-
sented hereinafter. Besides the DC gain difference, when
compared with the passive structure, the active-RC inte-
grator can provide much better suppression of the circuit
noise together with a stable virtual ground node, which is
crucial for accurate signal summation. In practice, due to
the critical Signal-to-Noise-and-Distortion-Ratio (SNDR)
requirement of the input stage in a DR modulator, the
active-RC integrator is normally the preferred choice.
Owing to the 1st order noise-shaping function achieved by
the 1st stage, the loop-filter in subsequent stages can adopt
an optimized passive structure to reduce system power. A
mathematical system model for a CT DR modulator with
hybrid AP loop-filter is shown in Fig. 3.
2.2 Loop function optimization with single-bit
quantizer
The Loop transfer Function (LF) of the active CT DR
modulator shown in Fig. 1 can be derived as (2). The
expressions of k1 and k2 are for the NRZ rectangular
feedback case where a1 and a2 are the integrator gain of the
corresponding DT counterpart. Because the output is a
quantized signal in the DT domain, the CT LF describes
the signal transferred from the DAC output y(t) to the front
of the quantizer u(t). Thus, the CT DAC response is con-
sidered within the calculation of the loop-filter gain.








The LF for the hybrid AP CT DR modulator shown in
Fig. 3 is
LFap sð Þ ¼  k2fs s þ k1fsð Þ
s s þ k2fsð Þ ð3Þ
where k1 and k2 are determined like in (2). To observe the
relocated pole-zero of the Noise-Transfer-Function (NTF) for
the hybrid AP CT DR modulator, the CT LF should be
transformed into the Z-domain since both the quantization
error and the output signal are discrete in time. The equations
presented in (4) can be applied to determine the corresponding
NTF of a hybrid AP CT DR modulator [12]. Plus, here, all the
discussed feedback DAC pulses are rectangular.
NTF zð Þ ¼ 1
1  LF zð Þ
LF zð Þ ¼ Z L1 LF sð ÞDAC sð Þf gt¼nTS
n o




The expression to transform an ideal rectangular feedback
waveform is exhibited in (4), and with the modified Z-
transformation method [12] the LF in the Z-domain
(Fig. 3) would be:
LFap½z CTDTj ¼ Z L1 LFðsÞDACNRZðsÞ½ t¼nTS
n o
¼  k1
z  1 þ
k2  k1
k2
ðek2  1Þ 1
z  ek2
ð5Þ
By applying (5), the pole-zero locations for the NTF of the
active and the hybrid CT DR modulator are shown in Fig. 4.
Without losing generality, the sampling frequency is nor-
malized to 1. The DT integrator coefficients are a1 = 0.5,
a2 = 2 to achieve a standard 2nd order noise shaping.
In Fig. 4, for the active CT DR modulator, there are
2 double-poles at 0 and 2 double-zeros at 1; the pole-
zero locations conform with the ideal 2nd order NTF,
(1 - z-1)2. By contrast, for the hybrid AP CT DR modu-
lator, one zero moves within the unit-circle, and it indicates
that the NTF is only a 1st order differentiation in a certain
low frequency band. The separated poles affect the out-
band response of the NTF. The analytical NTFs over fre-
quency for the active and the hybrid AP CT DR modulator
are shown in Fig. 5. Because one zero moves to high fre-
quency, the hybrid AP modulator achieves only a 1st order
in-band noise-shaping function.
To approximate the LF, for the hybrid AP modulator, to
the ideal active form given in (2), a feasible way would be
to move the non-DC pole in (3) to as lower frequency as
possible. However, scaling down k2 also decreases the filter
gain which will increase IBN floor. In a general case, this















Fig. 3 System architecture of the hybrid AP CT DR modulator
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gain to fix the total loop gain. In the modulator, by
employing a single-bit quantizer, the loop gain scaling
issue can be automatically compensated through the arbi-
trary gain characteristics of the quantizer itself.
The analytical model for the loop function optimization
of the hybrid AP CT DR modulator is shown in Fig. 6
where the scaled passive filter gain is described as k2
0.
Gain c describes the inherent gain of the single-bit
quantizer, which can have an arbitrary value between 0 and
1. In practice, the following equations can be obtained:
Passive filter gain : k02 ¼ a  k2
Loop gain : k02  c ¼ k2
)
! a  c ¼ 1 ð6Þ
where a is the scaling factor of the passive filter gain that
will ensure that the passive filter will approximate the ideal
active RC filter. The value of c can automatically satisfy
(6) to compensate the loop gain. The NTFs plotted in Fig. 7
represent the effect under different values of a.
It can be observed that the smaller the value of a is the
closer the NTF is to an ideal modulator. However, (1)
shows that for an extremely small value of the passive filter
gain (i.e. extreme small value of a as in above (6) and
Fig. 7) the RC time-constant should be very large which
increases circuit area. Moreover, if the loop-filter gain is
scaled down too much, from (6), the equivalent quantizer
gain c will be quite high which means that the quantizer is
processing an extremely small input, thus further increas-
ing the accuracy requirement of the single-bit quantizer to
the comparator. The scaling factor a should be determined
based on the desired signal band. The NTF’s zero and pole
locations variation as a function of the decreasing value of
a are shown in Fig. 8.
From the previous analysis, to optimize a hybrid AP CT
DR modulator as an approximate standard active modula-
tor, it is preferable to use a single-bit quantizer for its
arbitrary conversion gain in the system. A suitable scaling
value for the passive filter gain can be determined based on
the desired signal bandwidth.
3 ELD compensation for a CT DR modulator
with hybrid active–passive loop-filters
Due to the effect of ELD the SNDR of the modulator may
drop significantly in the CT DR modulator with hybrid AP
integrators. Hence, the coming section will analyze the
effect of ELD and the implementation as well as the pos-
sibilities of some compensation methods which used to be



























Fig. 4 NTF pole-zero locations for the 2nd order active CT DR









































Fig. 6 Analytical model for the loop function optimization of the AP
CT DR modulator































Fig. 7 Calculated NTFs for the hybrid AP CT DR modulator with
different passive loop filter gain scaling values
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commonly utilized in the full-active integrator case. In
particular, in a 2nd order CT DR modulator with hybrid AP
integrators, namely, an active RC integrator as the 1st stage
of the loop filter, and a passive RC circuit as the 2nd stage.
3.1 ELD effect in the hybrid AP CT DR modulator
Figure 3 and (3) depict the model and transfer function of a
2nd order hybrid AP CT DR modulator in the continuous-
time domain. As mentioned before, all of the continuous-
time transfer functions (with/without delay) should be
transformed into the Z-domain. Then, a standard LF of the
hybrid AP CT DR modulator should be achieved firstly. As
mentioned, the NRZ rectangular feedback DAC will be
used in our analysis due to its higher sensitivity to the ELD
effect.
When comparing (5) with the corresponding LF of the
ideal 2nd order fully active modulator (which has two
identical poles with values z1 = z2 = 1, as in Fig. 4), it can
be noticed that one pole of (5) has been shifted from 1 to
e-k2. Besides, different k2 will lead to different pole loca-
tions of the NTF, as presented in Fig. 8.
Meanwhile, the ELD effect will shift the NRZ feedback
waveform from the current period to the subsequent period
[1], as it can be shown in Fig. 9,
According to the equation of the ideal NRZ DAC
feedback pulse (4) and the methodology to get the DAC
expression with delay, as referred in [16], the expression of





Based on (7), as well as on (4), which expresses the
methodology to achieve the LF in the -domain, the LF due
to the ELD effect can be obtained, as below, where the new LF
is obviously dominated by the shifted delayed DAC pulse,
LF½zap sd CTDTj ¼ Z L1 LFðsÞDACNRZ sdðsÞ½ t¼nTS
n o
¼ Z L1  k2fs s þ k1fsð Þ







With the help of [16] and after simplification the LF with
delay sd will become,
LF½zap sd CTDTj ¼ z1ð1  z1Þ
 Z L1  k2fs s þ k1fsð Þ







From (9) it can be observed that the ELD increases the order of
the LF and the amount sd affects the expressions of LF, which
matches well with the statements of ELD effect in [1–3, 12,
16]. For instance, let us consider the excess loop delay with an
amount sd = 1. According to (9), the LF when sd = 1 is
LF½zap sd¼1 ¼ z1ð1 z1Þ
Z L1 k2fs sþ k1fsð Þ






¼ ðz1  z2Þ
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Fig. 8 NTF pole-zero location variation for the AP CT DR modulator






















Fig. 9 NRZ DAC feedback pulse a ideal case and b with delayed sd
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And, when comparing (10) with the ideal AP case from (5),
there will be one additional pole which may affect the
performance of the modulator.
Figure 10 exhibits the comparison of the NTF in an
example of a hybrid AP modulator with a = 0.25 as in (6)
with or without 1 clock cycle ELD effect. Without ELD
effect the noise shaping is quite smooth; however, when-
ever there is 1 clock cycle delay in the modulator, a peak
will appear which represents the instability of the system.
This figure also highlights the importance of ELD com-
pensation and the trend to compensate the ELD effect,
which will imply the introduction of a suitable zero in the
NTF appropriate to compensate the peak in the NTF.
3.2 Traditional ELD compensation method
Because of the significant effect of ELD, there are many
methods proposed to compensate its effect in CT DR
modulators [1, 10, 12, 14]. However, some of them have
limitations, which will be highlighted in the coming section
as well as the comparison with the proposed technique.
The classical technique with one additional feedback
path to compensate the ELD effect can also be used in the
hybrid AP case, as shown in Fig. 11.
It consists of a delay sd, and, in practice, it is usually set
to be 1/2 or 1 period of clock cycle, placed before the
feedback DAC and which is normally implemented by a D
Flip–Flop. The signal delay can be locked by the DFF
within a certain time in order that a smaller delay amount
can be tolerated within it.
According to the classical compensation structure in
Fig. 11, the corresponding LF with delay can be obtained
using (8). And, for the simplicity of the analysis, 1 clock
cycle delay is set as the example. With 1 cycle delay and
based on (7) the Laplace Transform of the rectangular NRZ
feedback can be obtained. Thus, by combining the equation
which represents the LF with 1 clock cycle delay effect and
inserting on it the delayed DAC effect, the LF with sd = 1
of Fig. 11 can be expressed as,
LF½z ClassicalComp sd¼1



















In order to compensate the effect of ELD, (11) should be
equal to (5). Then, the additional term 1
z
should be zero,
meaning that its coefficient should be zero. Finally, the
coefficients of Fig. 11, with sd = 1 matching with Fig. 3,
will be:






From Fig. 10, one clock cycle delay will mean that the
peak of the NTF leads to instability of the modulator. To
verify the efficiency of the compensation method, with the
coefficients from (12), different NTFs are depicted, and can
be compared, in Fig. 12, with a value of a equal to 0.25, as
in Fig. 10.
3.3 Simple resistor adder method
Usually, an analog adder can accomplish such a function.
In order to reduce power dissipation the analog adder can
be implemented with passive elements in a general active
CT DR modulator similar with the technique in [17]. As
shown in Fig. 13(a), the feedback current flows through the
adder resistor and produces a voltage drop; the final output
is equal to the integrator output added to the voltage drop
on the resistor. The feedback current will not affect the


























Fig. 10 The NTF when the hybrid AP modulator either contains or













Fig. 11 Traditional ELD compensation method for a 2nd order CT
DR modulator with hybrid AP integrators
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By contrast, if the same method as in [17] is applied to a
passive RC filter, as shown in Fig. 13(b), the only source of
charges is the energy storage element, i.e. the integrating
capacitor Ci. The charges forming the feedback current
come from capacitor Ci (equivalent to the integration of the
feedback current), and, consequently, the final output
includes the integration of the sum of the input and the
feedback simultaneously, and the constant kC0 feedback
cannot be realized. Then, the passive simple resistor adder
compensation method as illustrated in Fig. 13(a) cannot be
implemented when the passive loop-filter is in the last
stage. On the other hand, if an active adder is employed to
implement the compensation, the low power benefit of the
hybrid AP loops filtering will be lost. Therefore, low power
compensation and highly efficient techniques for ELD
compensation are required for the hybrid AP CT DR
modulator.
3.4 Passive ELD compensation technique for hybrid
active–passive integrators
Comparing the model of the traditional ELD compensation
method in Fig. 11 with the ideal AP model in Fig. 3, the
additional path with constant kC0 (as depicted in Fig. 11) is
introduced to compensate the delay. Thus, the effect of the
ELD can be equivalently compensated by additional
feedback with a constant in front of the quantizer and in the
eyes of the LF. In order to reduce the additional constant
path (Fig. 11) and save power consumption, combining the
constant term with the preceding passive integrator similar
with the technique in [15] will be implemented, as shown
in the following Fig. 14.
According to Fig. 14, and with the passive integrator of
Fig. 2(b), the ELD effect in the hybrid AP CT DR modu-
lator can be compensated if the constant K (Fig. 14) is
obtained by a ratio of resistors or capacitors, leading to the
implementation of the technique. This is based on the
structure of a passive RC integrator and similar with that
from [7, 15].
To compensate the ELD effect the LF of the passive
compensation structure should match with that of the ideal
hybrid AP CT DR modulator, as expressed by (5). The
passive technique imposes the additional resistor R0 in
series with C2, as shown in Fig. 15. For this structure, after
simplification, the constant K (Fig. 14) can be determined
by the ratio of resistors. The whole 2nd loop-stage (high-
lighted as the gray dashed block in Fig. 14) can be




¼ sR0C2 þ 1
sC2ðR0 þ R2Þ þ 1 ¼
kP2s þ kP0kP2fs
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Fig. 12 The ideal NTF (without ELD effect), the NTF for the
modulator with 1 clock cycle delay effect, and the NTF with delay




































Fig. 14 The model of the passive technique to compensate the ELD
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Fig. 15 Circuit implementation of the passive ELD compensation
technique for a passive RC integrator
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Figure 16 represents the structure of the proposed
technique for a 2nd order CT DR modulator with hybrid
AP integrators and excess loop delay sd. (as before, sd is set
to be 1 clock cycle). The corresponding LF should be equal
to that of Fig. 3, to compensate the ELD effect. Since the
LF with ELD effect of Fig. 11 is also identical to that of
Fig. 3, the equivalence of the LF between Figs. 11 and 16
implies that the compensation is achievable. After some
calculation, the new coefficients that turn equivalent the







And for the figure about NTF as demonstrated in Fig. 12,
since this methodology is identical to that of the traditional
compensation technique, the same condition will lead to
the same curve as illustrated in Fig. 12 (green line).
When comparing both structures (from Figs. 11, 16), the
modified passive RC integrator (Fig. 15) operates as an
adder plus an additional feedback path, simplifying the
whole circuit structure and reducing power dissipation.
Furthermore, the extra elements in Fig. 11 can be imple-
mented by only one additional resistor. Plus, when com-
pared with the method from [7, 14, 15], this passive
technique can compensate the delay up to 1 clock cycle.
Although the compensation method presented in [14]
(as illustrated in its Fig. 8) also did not contain an addi-
tional feedback path in front of the quantizer (traditional
compensation technique), that additional path was effi-
ciently added together with the input of the last stage
integrator which was implemented by an Gm - C inte-
grator so that summation could be accomplished more
easily (as depicted in Fig. 9 of [14]). In addition, also
from [14], the feedback shapes of DAC1 and DAC2 are
different: DAC1 was NRZ feedback but DAC2 was
Return-to-Zero (RZ) feedback. In contrast, the last inte-
grator here is the passive RC integrator which consumes
no power and the feedback shapes of DAC1 and DAC2
are the same, which are NRZ.
4 Design example of hybrid AP CT DR modulator
In order to verify the passive ELD compensation technique,
shown in Fig. 15, a 2nd order, single-bit, low-pass CT DR
modulator with hybrid AP integrators was designed based on
the system diagram of Fig. 16, with a sampling rate of
250 MS/s. The input bandwidth is 2 MHz corresponding to
the standard of 3G WCDMA receivers and the OSR is 64. The
input amplitude of the signal is Pin = -2 dBFS and NRZ
feedback was chosen. The transformed CT coefficients were
scaled down to guarantee that the signal swing will not reach
the saturation level of the loop filter. However, since the
second integrator is passive, which will reduce the signal
swing, the input swing of the second integrator should not be
too small (small input swing will increase the requirement of
the quantizer). The overall circuit schematic of the modulator
is given in Fig. 17, which was implemented in 65 nm CMOS
with 1 V supply voltage. The circuit of Fig. 15 was employed
in the second loop filter to obtain the compensation.
Based on Fig. 3 and previous analysis, the performance
(SNDR) of a hybrid AP CT DR modulator can approximate
that of an active structure whenever the coefficient of the
passive integrator is properly selected. If the structure of
Fig. 3 is taken as an example, in order to get the expected
performance, a suitable value of k2 is required.
In this design and to match with Fig. 3, taking the swing
reduction of the second passive integrator into account, for
a hybrid AP 2nd order CT DR modulator without delay,
k1 = 0.25 is selected. Since the coefficient of the 2nd
integrator affects the performance of the system it should
be carefully chosen, leading here to k2 = 0.01. Then, after
calculation, the system coefficients with ELD compensa-
tion (as in Fig. 16) can be obtained. Additionally, based on
(13) and the working principle of the active and passive RC
integrator, the values of all circuit elements in Fig. 17 can
be determined: R1 = Rf1 = 16 kX, C1 = 1 pF, R2 =
Rf2 = 400 kX, C2 = 1 pF and R0 = 2 kX. Comparing this
passive ELD compensation method with the traditional
compensation technique which needs active circuit
fsx(t) y[n]2 0 2
0 2 0 2( )
sP P P
sP P P P
Sk k k f































Fig. 17 Circuit schematic of the passive ELD compensation structure
in a 2nd order, 1-bit, CT DR modulator with hybrid AP integrators
and NRZ DAC
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elements, clearly this will reduce the power consumption of
the overall system.
Figure 18 shows the simulation results (when 1 clock
cycle delay is added) of the same modulator in two dif-
ferent cases, with and without the passive ELD compen-
sation. The red curve is with input amplitude Pin =
-20 dBFS and blue one is Pin = -2 dBFS. Since without
compensation, the input amplitude Pin = -2 dBFS leads
to un-stability as well, here it is shown the low input
amplitude to allow a comparison. The results demonstrate
that the in-band noise floor of the red curve (without ELD
compensation) is much higher than that of the system
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Fig. 18 Comparison of simulation results for 2 different cases
(Pin_red = -20 dBFS, Pin_blue = -2 dBFS) when there is 1Ts
delay in the quantizer









A 256 69.6 6 –
B 64 70 5.3 –
B 64 30 5.3 50
B 64 Unstable – 100
C 64 69.4 6.1 50
C 64 67.1 6.1 100
D 64 68.7 2.5 –
D 64 57.9 2.5 50
D 64 Unstable – 100
E 64 67.3 2.54 50
E 64 65.3 2.54 100
A 1st Order CT DR modulator with active RC integrator
B 2nd Order CT DR modulator where both stages are active RC
integrators
C 2nd Order CT DR modulator where both stages are active RC
integrators and with traditional ELD compensation
D Hybrid AP with 1st stage as an active RC integrator and 2nd stage
as a passive RC integrator
E Hybrid AP with 1st stage as an active RC integrator and 2nd stage



































Fig. 19 SNDR versus input signal amplitude































Fig. 20 The value of R0 vesus SNDR of the system


































With Proposed Technique, Pin_high
Fig. 21 Simulation results for system sensitivity to ELD in a 2nd order
Hybrid AP CT DR modulator with and w/o the proposed compensation
technique, with Pin_low = -20 dBFS and Pin_high = -2 dBFS
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curve); and also the noise shaping function has been dis-
torted due to the change of the NTF. Obviously, the system
is unstable and cannot work normally under 1TS loop delay
without ELD compensation, in particular also because of
the NRZ feedback. The dynamic range of the system is
77 dB, and Fig. 19 depicts the SNDR versus the input
signal amplitude. The variation of R0 versus SNDR is also
depicted in Fig. 20, showing that the technique is not
sensitive to process variations. The efficiency and delay
tolerance of the passive technique is plotted and compared
with the structure without compensation, as described in
Fig. 21. By contrast, after applying the proposed technique,
if there is 1/2 clock period delay, the SNDR is 67.3 dB; on
the other hand, with 1 clock period ELD effect compen-
sated the SNDR is 65.3 dB; both of them close to the ideal
69 dB case. Theoretically, the passive scheme can com-
pensate the loop delay if not larger than 1 clock period. The
comparison of the performance of the different structures
analyzed is shown in Table 1.
5 Conclusions
This paper discussed the ELD effect in hybrid AP CT DR
modulators and the feasibility of implementing different
compensation techniques which commonly used full-active
integrators. The passive ELD effect compensation tech-
nique and its corresponding circuit scheme, to be used in
hybrid AP CT DR modulators, was verified as exhibiting
very high efficiency and low power consumption. Its
application allows the tolerance of up to 1 clock period of
loop delay. This passive method is simpler in terms of
circuit implementation and does not consume active power.
Its behavior was verified both mathematically and through
the design of a 2nd order CT DR modulator with hybrid AP
integrators and NRZ feedback. Simulation results show
that with 1/2 of clock period delay the performance of the
hybrid AP CT DR modulator without ELD compensation
was poor (57.9 dB); by contrast, the proposed modulator
achieved 67.3 dB SNDR; when there is 1 clock period
delay, the structure without compensation is unstable; after
using the compensation method, the SNDR is 65.3 dB,
which is close to the ideal active case, further demon-
strating the effectiveness of this passive scheme.
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